Skip to content
View cshieldsce's full-sized avatar

Achievements

Achievement: Pair ExtraordinaireAchievement: Pull Shark

Achievements

Achievement: Pair ExtraordinaireAchievement: Pull Shark

Highlights

  • Pro

Block or report cshieldsce

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
cshieldsce/README.md

Hello, I'm Charlie Shields 👋

I'm a computer engineering student passionate about embedded systems, digital logic design, and low-level programming. I love building hardware and the software that makes it run.

  • 🤖 I'm currently working as an engineering intern in the aerospace sector.
  • 🌱 I’m currently learning about Real-time firmware and Microprocessor architecture.
  • 📫 How to reach me: cshieldsce@gmail.com

Some class related projects:

Pinned Loading

  1. riscv-5i riscv-5i Public

    A 5-stage pipelined RV32I core in SystemVerilog. Full forwarding, load-use stalling, early branch resolution. RISCOF-verified against Spike, synthesized on a Zynq-7000.

    SystemVerilog 1

  2. memstream memstream Public

    A zero-copy, hardware-to-network WiFi oscilloscope for the RP2350.

    C